

May 2004

N**ational** Semiconductor

LMX2542 PLLatinum[™] Cellular and GPS Frequency Synthesizer System with Integrated VCO **General Description**

LMX2542 is a highly integrated, high performance, low power frequency synthesizer system optimized for Cellular-CDMA 1xRTT and IS-95 mobile handsets and data systems with GPS capabilities. Using a proprietary digital phase locked loop technique, LMX2542 provides very stable, low noise local oscillator (LO) signals for up and down conversion in wireless communications devices.

LMX2542 includes a Voltage Controlled Oscillator (VCO) for both the Cellular-CDMA and GPS frequency bands, a loop filter, and a Fractional-N RF PLL based on a Delta Sigma $(\Delta \Sigma)$ modulator. In concert, these blocks form a closed loop RF synthesizer system. The RF synthesizer system operates from 2087.73 MHz to 2155.14 MHz.

LMX2542 includes an Integer-N IF PLL also. For more flexible loop filter designs, the IF PLL includes a 4-level programmable charge pump. Together with an external VCO and loop filter. LMX2542 makes a complete closed loop IF synthesizer system. The default IF frequency is 367.20 MHz.

Serial data is transferred to the device via a three-wire MICROWIRE[™] interface (DATA, LE, CLK).

Operating supply voltage ranges from 2.7V to 3.3V. LMX2542 features low current consumption: 22 mA at 2.8V. LMX2542 is available in a 28-Pin Leadless Leadframe Package (LLP).

Features

- Small Size
 - 5.0 mm x 5.0 mm x 0.75 mm 28-Pin LLP
- RF Synthesizer System Integrated RF VCO Integrated Loop Filter Low Spurious, Low Phase Noise Fractional-N RF PLL Based on 11-Bit $\Delta\Sigma$ modulator 5 kHz Frequency Resolution Cellular-CDMA LO: 2105.28 MHz to 2155.14 MHz (Requires an External LO /2 Circuit) GPS LO: 2087.73 MHz

(Requires an External LO /1.5 Circuit)

- IF Synthesizer System Integer-N IF PLL Programmable Charge Pump Current Levels IF LO: 367.20 MHz
- Supports Various Reference Oscillator Frequencies: 19.20 MHz/ 19.68 MHz
- Low Current Consumption: 22 mA typical at 2.8V
- 2.7V to 3.3V Operation
- RF Digital Filtered Lock Detect Output
- Hardware and Software Powerdown Control

Applications

- Cellular-CDMA 1xRTT and IS-95 Mobile Handsets with GPS
- Cellular-CDMA 1xRTT and IS-95 Mobile Data Systems with GPS

Leadless Leadframe Package (LQA28A)



PLLatinum[™], MICROWIRE[™] are trademarks of National Semiconductor Corporation TRI-STATE® is a registered trademark of National Semiconductor Corporation

Functional Block Diagram



Connection Diagram



Note: Analog GND connected through exposed die attached pad.

Pin Description

Pin No.	Pin Name	I/O	Description
1	Fin	I	IF PLL buffer/prescaler input. Small signal input from the VCO.
2	V _{cc}	—	Power supply bias for the IF PLL analog circuits. V_{CC} may range from 2.7V to 3.3V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane on the printed circuit board.
3	CPout	0	IF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the IF VCO.
4	NC	_	No Connect. Do not connect to any node on the printed circuit board.
5	LE	I	MICROWIRE Latch Enable Input. High impedance CMOS input. When LE transitions from LOW to HIGH, DATA stored in the shift register is loaded into one of 6 internal control registers.
6	CLK	I	MICROWIRE Clock Input. High impedance CMOS input. DATA is clocked into the 24-bit shift register on the rising edge of CLK.
7	DATA	I	MICROWIRE Data Input. High impedance CMOS input. Binary serial data. The MSB of DATA is shifted in first.
8	V _{DD}	_	Power supply bias for the RF VCO. V_{DD} may range from 2.7V to 3.3V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane on the printed circuit board.
9	NC		No Connect. Do not connect to any node on the printed circuit board.
10	NC		No Connect. Do not connect to any node on the printed circuit board.
11	NC	—	No Connect. Do not connect to any node on the printed circuit board.
12	NC	_	No Connect. Do not connect to any node on the printed circuit board.
13	V _{DD}	—	Power supply bias for the RF VCO. V_{DD} may range from 2.7V to 3.3V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane on the printed circuit board.
14	V _{DD}	—	Power supply bias for the RF VCO output buffer. V_{DD} may range from 2.7V to 3.3V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane on the printed circuit board.
15	RFout	0	Buffered RF VCO output.
16	V _{cc}		Power supply bias for the RF PLL prescaler. V_{CC} may range from 2.7V to 3.3V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane on the printed circuit board.

Pin Description (Continued)

	-	<u>.</u>	
Pin No.	Pin Name	I/O	Description
17	V _{cc}	—	Power supply bias for the RF PLL charge pump. V_{CC} may range from 2.7V to 3.3V.
			Bypass capacitors should be placed as close as possible to this pin and be connected
			directly to the ground plane on the printed circuit board.
18	V _{cc}	_	Power supply bias for the RF PLL digital circuits. V_{CC} may range from 2.7V to 3.3V.
			Bypass capacitors should be placed as close as possible to this pin and be connected
			directly to the ground plane on the printed circuit board.
19	LD	0	Digital filtered lock detect output.
20	CE	I	Chip Enable input. High Impedance CMOS input. When this pin is set HIGH, the RF
			and IF synthesizer systems are powered up. Powerdown is then controlled through the
			MICROWIRE. When this pin is set LOW, the device is asynchronously powered down
			and the IF PLL charge pump output is forced to a high impedance state (TRI-STATE®).
21	GND	_	Ground for the RF PLL digital circuits.
22	OSCin	I	Reference oscillator input. The input is driven by an external AC coupled source. When
			the OSC_FREQ bit is set LOW, a 19.20 MHz reference frequency should be used.
			When the OSC_FREQ bit is set HIGH, a 19.68 MHz reference frequency should be
			used.
23	V _{cc}	_	Power supply bias for the reference oscillator buffer. V_{CC} may range from 2.7V to 3.3V.
			Bypass capacitors should be placed as close as possible to this pin and be connected
			directly to the ground plane on the printed circuit board.
24	GND	_	Ground for the reference oscillator buffer.
25	GND	_	Ground for the IF PLL digital circuits.
26	V _{cc}	_	Power supply bias for the IF PLL digital circuits. V_{CC} may range from 2.7V to 3.3V.
			Bypass capacitors should be placed as close as possible to this pin and be connected
			directly to the ground plane on the printed circuit board.
27	NC	_	No Connect. Do not connect to any node on the printed circuit board.
28	V _{cc}	_	Power supply bias for the IF PLL buffer/ prescaler. V _{CC} may range from 2.7V to 3.3V.
			Bypass capacitors should be placed as close as possible to this pin and be connected
			directly to the ground plane on the printed circuit board.



Absolute Maximum Ratings (Notes 1, 2,

3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage	
V _{CC} to GND	-0.3V to +3.6V
V _{DD} to GND	-0.3V to +3.6V
Voltage on any pin to GND (V_{IN})	
V_{IN} must be < +3.6V	–0.3V to V $_{\rm CC}$ +0.3V
	–0.3V to $V_{\text{DD}}\text{+}0.3\text{V}$
Storage Temperature Range (T_S)	–65°C to +150°C
Lead Temperature (solder 4 s) (T _L)	+260°C

Recommended Operating Conditions

Power Supply Voltage

V _{CC} to GND	+2.7V to +3.3V
V _{DD} to GND	+2.7V to +3.3V
Operating Temperature (T _A)	-30°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2kV and is ESD sensitive. Handling and assembly of this device should be done at ESD protected work stations. **Note 3:** GND = 0V.

Electrical Characteristics

 V_{CC} = V_{DD} = CE = 2.8V, T_{A} = +25 $^{\circ}C,$ unless otherwise specified

Symbol	Baramatar	Conditions	Value			Unite
Symbol	Farameter	Conditions	Min	Тур	Max	
Icc PARAM	ETERS	·				
I _{CC} + I _{DD}	Power Supply Current	RF_EN Bit = 1		22.0	24.0	mA
	(RF and IF Synthesizer Systems)	IF_EN Bit = 1				
		$OB_CRL[1:0]$ Word = 00				
		VCO_CUR[1:0] Word = 11				
		IF_CUR[1:0] Word = 00				
(I _{CC} +	Power Supply Current	RF_EN Bit = 1		20.0	22.0	mA
I _{DD}) _{RF}	(RF Synthesizer System)	IF_EN Bit = 0				
		$OB_CRL[1:0]$ Word = 00				
		VCO_CUR[1:0] Word = 11				
I _{PD}	Powerdown Current	CE, CLK, DATA and LE = 0V			20.0	μA
		OSCin = 0V				
		(RF_EN Bit = 0 and IF_EN Bit = 0)				
RF SYNTHE	SIZER SYSTEM PARAMETERS					
RF VCO						
f _{RFout}	RF VCO Operating Frequency		2087.73		2155.14	MHz
	(Notes 4, 5)					
p _{RFout}	RF VCO Output Power	OB_CRL[1:0] Word = 00	-7.5	-4.5	-1.5	dBm
		OB_CRL[1:0] Word = 01	-5.0	-2.0	1.0	dBm
		OB_CRL[1:0] Word = 10	-2.5	0.5	3.5	dBm
		OB_CRL[1:0] Word = 11	0.0	3.0	6.0	dBm
φ _{eRF}	RF VCO RMS Phase Error			1.3		Deg.
L _{RF} (f)	RF VCO Single Side Band Phase	f = 100 kHz Offset		-109	-107	dBc/
	Noise	TCXO Reference Source				Hz
		OSC_FREQ Bit = 0 or 1				
		OB_CRL[1:0] Word = 11				
		IF_EN Bit = 0				
		f = 900 kHz Offset		-134	-133	dBc/
		TCXO Reference Source				Hz
		OSC_FREQ Bit = 0 or 1				
		OB_CRL[1:0] Word = 11				
		IF_EN Bit = 0				
	1		II		-	1

-
<
~
\sim
N
СЛ
4
N

Electrical Characteristics (Continued) $V_{CC} = V_{DD} = CE = 2.8V, T_A = +25$ °C, unless otherwise specified

Cumhal	Devementer	Conditions	Value			Unite
Symbol	Parameter	Conditions	Min	Тур	Max	Units
RF VCO						
SPURS _{RF}	RF Synthesizer Reference Spurs	OSC_FREQ Bit = 0 or 1			-75	dBc
		IF_EN Bit = 0				
HS _{RF}	RF VCO Harmonic Suppression	2 ND Harmonic			-25	dBc
		OB_CRL[1:0] Word = 11				
		3 RD Harmonic			-25	dBc
		OB_CRL[1:0] Word = 11				
t _{RFLOCK}	Channel Switch Lock Time	f _{INITIAL} = 2087.73 MHz		1.0	1.3	ms
	(Note 6)	f _{FINAL} = 2155.14 MHz				
IF SYNTHES	IZER SYSTEM PARAMETERS					
f _{Fin}	IF Synthesizer Operating Frequency	SPI_DEF Bit = 1		170.76		MHz
	(Note 7)	IF_FREQ[1:0] Word = 00				
		SPI_DEF Bit = 1		367.20		MHz
		IF_FREQ[1:0] Word = 01				
		(Default)				
		SPI_DEF Bit = 1		440.76		MHz
		IF_FREQ[1:0] Word = 10				
$f_{\phi IF}$	IF Synthesizer Phase Detector			120		kHz
	Frequency					
p _{Fin}	IF Synthesizer Input Sensitivity		-12		0	dBm
I _{CPoutIF}	IF Synthesizer Charge Pump Output	IF_CUR[1:0] Word = 00		100		μA
	Current	IF_CUR[1:0] Word = 01		200		μA
		IF_CUR[1:0] Word = 10		300		μA
		IF_CUR[1:0] Word = 11		800		μA
REFERENCI	E OSCILLATOR PARAMETERS	•				
f _{OSCin}	Reference Oscillator Input Operating	OSC_FREQ Bit = 0	19.20			MHz
	Frequency				10.69	
	(Note 8)				19.00	
V _{OSCin}	Reference Oscillator Input Sensitivity			0.2	$V_{\rm CC}$	V_{PP}

Electrical Characteristics (Continued)

 $V_{CC} = V_{DD} = CE = 2.8V$, $T_A = +25$ °C, unless otherwise specified

Symbol	Parameter	Conditions		Value		
			Min	Тур	Max	Units
DIGITAL IN	TERFACE (CE, DATA, CLK, LE, LD)	•				·
V _{IH}	High-Level Input Voltage		0.8 V _{DD}		V _{DD}	V
			0.8 V _{CC}		V _{CC}	V
V _{IL}	Low-Level Input Voltage		0		0.2 V _{DD}	V
			0		0.2 V _{CC}	V
I _{IH}	High-Level Input Current	$V_{IH} = V_{DD} = V_{CC}$			10	μA
I _{IL}	Low-Level Input Current	$V_{IL} = 0V$	-10			μA
Cı	Input Capacitance			3.0		pF
V _{OH}	High-Level Output Voltage		0.9 V _{DD}			V
			0.9 V _{CC}			V
V _{OL}	Low-Level Output Voltage				0.1 V _{DD}	V
					0.1 V _{CC}	V
Co	Output Capacitance				5.0	pF
MICROWIR	E INTERFACE					
t _{cs}	DATA to CLK Set Up Time		50.0			ns
t _{CH}	DATA to CLK Hold Time		10.0			ns
t _{CWH}	CLK Pulse Width HIGH		50.0			ns
t _{CWL}	CLK Pulse Width LOW		50.0			ns
t _{ES}	CLK to LE Set Up Time		50.0			ns
t _{EW}	LE Pulse Width		50.0			ns

Note 4: For other RF frequency ranges, please contact National Semiconductor Corporation.

Note 5: When the Cellular-CDMA mode is used, an external /2 circuit is required before the Cellular mixer LO port. Furthermore, if an external /1.5 circuit is available before the GPS mixer LO port, the GPS frequency of 1391.82 MHz can be achieved by using a fixed RF frequency of 2087.73 MHz.

Note 6: Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/- 1 kHz of the final frequency. t_{LOCK}= t_{FINAL} - t_{INITIAL}.

Note 7: For frequencies other than the default values, the SPI_DEF bit should be set to 0 and registers R4 and R5 programmed appropriately. Refer to Section 2.2.5 for further details on how to program the SPI_DEF bit.

Note 8: For other reference oscillator frequencies, please contact National Semiconductor Corporation.





20082413

RFout	R	jХ	IR + jXl
(MHz)	Ω	Ω	Ω
2087.73	26.406	-34.650	46.564
2105.28	25.385	-30.800	39.913
2121.00	23.898	-28.122	36.905
2155.14	19.979	-23.102	30.543

Fin	R	jХ	IR + jXI
(MHz)	Ω	Ω	Ω
170.76	33.789	-239.220	241.595
367.20	26.992	-137.620	140.242
440.76	27.844	-126.470	129.499

LMX2542



Notes:

LMX2542

- 1. DATA is clocked into the 24-bit shift register on the rising edge of CLK.
- 2. The MSB of DATA is shifted in first.

1.0 Functional Description

LMX2542 is a highly integrated, high performance, low power, frequency synthesizer system optimized for Cellular-CDMA 1xRTT and IS-95 mobile handsets and data systems with GPS capabilities. Using a proprietary digital phase locked loop technique, LMX2542 generates very stable, low noise local oscillator (LO) signals for up and down conversion in wireless communications devices.

LMX2542 includes a Voltage Controlled Oscillator (VCO) for the Cellular-CDMA and GPS frequency bands, a loop filter, and a Fractional-N RF PLL based on a $\Delta\Sigma$ modulator which supports frequency resolutions as low as 5 kHz. In concert, these blocks form a closed loop RF synthesizer system. The RF synthesizer system operates from 2087.73 MHz to 2155.14 MHz. The need for external components is limited to a few passive elements for matching the RF output impedance, and bypass elements for power line stabilization.

The Fractional-N RF PLL ($\Delta\Sigma$ modulator architecture) delivers low spurious thus providing a significant improvement over other PLL solutions. In addition, the Fractional-N RF PLL facilitates faster lock times, which reduces power consumption and system set-up time. Furthermore, the RF loop filter occupies a much smaller area as opposed to the Integer-N architecture. This allows the RF loop filter to be embedded into the circuit, thus minimizing the external noise coupling.

LMX2542 includes an Integer-N IF PLL also. For more flexible loop filter designs, the IF PLL includes a 4-level programmable charge pump. Together with an external VCO and loop filter, LMX2542 makes a complete closed loop IF synthesizer system. The default IF frequency is 367.20 MHz.

The circuit also supports commonly used reference oscillator frequencies of 19.20 MHz and 19.68 MHz.

1.1 FREQUENCY GENERATION

1.1.1 RF Frequency Selection

The RF synthesizer (Cellular-CDMA) divide ratio can be calculated using the following equation:

$$f_{\text{RFout}} = \left(8 \cdot \text{RF}_{\text{B}} + \text{RF}_{\text{A}} + \frac{10^4 \cdot \text{RF}_{\text{FN}}}{f_{\text{OSCin}}}\right) \cdot f_{\text{OSCin}}$$

where:

RF_	А	<	RF	В
			_	

f _{RFout} :	RF VCO output frequency
f _{OSCin} :	Reference oscillator frequency
RF_A :	Preset divide ratio of the RF PLL
	binary 3-bit swallow counter
	$(0 \leq RF_A \leq 7)$

Note: When the FREQ_OFF bit is set to 1, frequencies with 5 kHz resolution can be generated. In the same way outlined above, the divide ratio for the desired frequency less 5 kHz should be programmed. When the FREQ_OFF bit (R1[2]) is set to 1, the programmed frequency will be shifted by +5 kHz in order to achieve the desired frequency. Refer to **Section 2.3.1** for details on how to program the FREQ_OFF bit.

1.1.2 IF Frequency Selection

The IF synthesizer divide ratio can be calculated using the following equation:

$$f_{Fin} = (16 \cdot IF_B + IF_A) \cdot \frac{f_{OSCin}}{IF_R}$$
20082409

where:

$IF_A < IF_B$	
f _{Fin} :	IF VCO output frequency
f _{OSCin} :	Reference oscillator frequency
IF_A :	Preset divide ratio of the IF PLL
	binary 4-bit swallow counter
	$(0 \leq IF_A \leq 15)$
IF_B :	Preset divide ratio of the IF PLL
	binary 9-bit programmable counter
	$(1 \leq IF_B \leq 511)$
IF_R :	Preset divide ratio of the IF PLL
	binary 9-bit programmable
	reference counter
	(2 ≤ IF_R ≤ 511)

From the above equation and with the SPI_DEF bit set to 1, LMX2542 generates a fixed IF frequency of 367.20 MHz as follows:

f _{Fin} (MHz)	IF_B	IF_A	f _{OSCin} / IF_R (kHz)
367.20	191	4	120

1.0 Functional Description (Continued)

1.2 VCO FREQUENCY TUNING

The center frequency of the RF VCO is determined mainly by the resonant frequency of the tank circuit. This tank circuit is implemented on-chip and requires no external inductor. LMX2542 actively tunes the tank circuit to the required frequency with the built-in tracking algorithm.

1.3 POWER CONTROL

LMX2542 includes a powerdown mode to reduce the power consumption. LMX2542 can be powered down when the CE pin is set LOW, independent of the state of the powerdown bits. When CE is set HIGH, powerdown is controlled through the MICROWIRE. The RF and IF circuitries are individually powered down by setting the RF_EN (R1[3]) and IF_EN (R2[2]) bits LOW respectively. Refer to **Section 2.3.2** and **Section 2.4.1** for details on how to program the RF_EN and IF_EN bits.

CE Pin	RF_EN	IF_EN	RF	IF
			Circuitry	Circuitry
0	Х	Х	OFF	OFF
1	0	0	OFF	OFF
1	0	1	OFF	ON
1	1	0	ON	OFF
1	1	1	ON	ON

Note:

1. X refers to a don't care condition.

2. The RF circuitry includes the whole RF synthesizer system (synthesizer and VCO).

3. The IF circuitry includes the IF synthesizer block only.

1.0 Functional Description (Continued)

1.4 RF DIGITAL FILTERED LOCK DETECT

A digital filtered lock detect status genrated from the RF phase frequency detector (PFD) is available on the LD pin (Pin 19) when the RF_LD bit (R0[21]) is set to 1. The LD output is therefore used to indicate the lock status of the RF synthesizer system. Furthermore, the LD output can be forced to GND at all times when the RF_LD bit is set to 0.

When used as a lock detect output, the two inputs to the PFD, f_N and f_R , are first divided by 64. The lock detect digital filter then compares the difference between the phases of the inputs to the PFD to an RC generated delay of approximately 10 ns. This delay is represented by t_W in *Figure 1* and *Figure 2* below. If the phase error is less than 10 ns ($\Delta t < t_W$)

for 4 consecutive PFD comparison cycles, the RF PLL enters a locked state and the LD output is then forced HIGH. Once the phase error becomes greater than 10 ns ($\Delta t > t_W$) the RF PLL falls out of lock and the LD is forced LOW (-GND). The phase error in *Figure 2* is measured on the leading edge. If the phase difference between the two inputs to the PFD is equal to 10 ns ($\Delta t = t_W$), then the LD output becomes unpredictable. Refer to **Section 2.2.4** for further details on how to program the digital filtered lock detect.

Note: f_{R} is the PFD input from the reference oscillator and f_{N} is the PFD input from the programmable feedback divider (N counter).



FIGURE 1. Lock Detect Flow Diagram





FIGURE 2. Lock Detect Timing Diagram Waveform

1.5 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface comprises three signal pins: CLK, DATA, and LE. Serial data is clocked into the 24-bit shift register on the rising edge of CLK. The least significant bits decode the internal control register address. When LE transitions from LOW to HIGH, DATA stored in the shift registers is loaded into one of six control registers. The MSB of DATA is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in **Section 2.0**.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The MICROWIRE Serial Port Interface (SPI) has a 24-bit shift register to store the incoming DATA bits temporarily. The incoming DATA is loaded into the shift register from MSB to LSB. The data is shifted at the rising edge of the CLK signal. When the LE signal transitions from LOW to HIGH, the DATA stored in the shift register is transferred to the proper register depending on the state of the ADDRESS bits. The selection of the particular register is determined by the address bits equal to the binary representation of the number of the control register.

At start-up, the 24-bit shift register is loaded via the MICROWIRE interface. The loading requires 3 default words, with register R2 loaded first, and R0 loaded last. Once loaded, the RF VCO frequency can then be changed by only programming register R0 appropriately. If an IF frequency other than the default value is desired, the SPI_DEF bit should be set to 0, and registers R4 and R5 programmed appropriately.

2.1.1 Control Register Content Map

The control register content map describes how the bits within each control register are allocated to specific control functions. The bits that are marked 0 should be programmed as such to ensure proper device operation.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB									SHIF	T REC	GISTE	R BIT	LOCA	TION									LSB
R0	SPI_ DEF	1	RF_ LD	0		RF [3	_В :0]			RF_A [2:0]		RF_FN [10:0]						0	0					
R1	0	1	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0	1	OB_ [1	CRL :0]	RF_ EN	FREQ_ OFF	0	1
R2	1	1	0	0	1	0	0	1	0	0	0	0	0	0	VCO_ [1	_CUR :0]	OSC_ FREQ	IF_F [1	REQ :0]	IF_C [1:	CUR :0]	IF_ EN	1	0
R3	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	1	0	0	1	1
R4	0	0	0	0	0	0	0		IF. [3	_A :0]						IF_B [8:0]					0	1	1	1
R5	0	0	0	0	0	0	0	0	0	0					IF_R [8:0]					0	1	1	1	1
R6	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1

Note: Numbers in Bold represent the ADDRESS bits.

2.0 Programming Description (Continued)

2.2 R0 REGISTER

The R0 register contains the RF_FN, RF_A, RF_B, RF_LD, and SPI_DEF control words. The register address bits are R0[1:0] = 00. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION															LSB								
	DATA[21:0] FIELD														ADDI [1 FIE	RESS :0] ELD								
R0	NO SPI_ DEF 1 RF_ LD 0 RF_B [3:0] RF_A [2:0] RF_FN [10:0]													0	0									

2.2.1 RF_FN[10:0] - RF Synthesizer Fractional Numerator Counter (R0[2:12])

The RF_FN control word is used to setup the 11-bit $\Delta\Sigma$ modulator. This corresponds to programming the fractional numerator counter portion of the RF feedback divider. The value programmed is dependent on the reference oscillator used.

2.2.1.1 Programming RF_FN[10:0] Using 19.20 MHz Reference Oscillator

When a 19.20 MHz reference oscillator is used (OSC_FREQ bit = 0), the RF_FN can be programmed to values ranging from 0 to 1919.

Numerator					RF	_FN[10):0]									
		f _{OSCin} = 19.20 MHz														
	10	9	8	7	6	5	4	3	2	1	0					
0	0	0	0	0	0	0	0	0	0	0	0					
1	0	0	0	0	0	0	0	0	0	0	1					
•	٠	•	•	•	•	•	•	•	•	•	•					
1919	1	1	1	0	1	1	1	1	1	1	1					

2.2.1.2 Programming RF_FN[10:0] Using 19.68 MHz Reference Oscillator

Similarly, when a 19.68 MHz reference oscillator is used (OSC_FREQ bit = 1), the RF_FN can be programmed to values ranging from 0 to 1967.

Numerator					RF	_FN[10):0]								
					f _{OSCin}	= 19.6	8 MHz								
	10	10 9 8 7 6 5 4 3 2 1													
0	0	0	0	0	0	0	0	0	0	0	0				
1	0 0	0	0	0	0	0	0	0	0	1					
•	•	٠	•	•	•	•	•	•	•	٠	•				
1967	1	1	1	1	0	1	0	1	1	1	1				

2.2.2 RF_A[2:0] - RF Synthesizer Swallow Counter (A Counter) (R0[13:15])

The RF_A control word is used to setup the RF synthesizer's A counter. The A counter is a 3-bit swallow counter used in the programmable feedback divider. The RF_A control word can be programmed to values ranging from 0 to 7.

Divide Ratio		RF_A[2:0] RF Mode	
	2	1	0
0	0	0	0
1	0	0	1
•	•	•	•
7	1	1	1

2.2.3 RF_B[3:0] - RF Synthesizer Programmable Binary Counter (B Counter) (R0[16:19])

The RF_B control word is used to setup the RF synthesizer's B counter. The B counter is a 4-bit programmable binary counter used in the programmable feedback divider. The RF_B control word can be programmed to values ranging from 2 to 15. Divide ratios less than 2 are prohibited.

Divide Ratio		RF_	B[3:0]	
	3	1	0	
2	0	0	1	0
3	0	0	1	1
•	•	•	•	•
15	1	1	1	1

2.2.4 RF_LD - RF Synthesizer System Lock Detect (R0[21])

The RF_LD bit is used to indicate the lock status of the RF synthesizer system.

Control Bit	Register Location	Description	Fund	ction
			0	1
RF_LD	R0[21]	RF Synthesizer System Lock Detect	Hard Zero (GND)	Lock Detect

2.2.5 SPI_DEF - Serial Port Interface Default Register Selection (R0[23])

The SPI_DEF bit selects between using the default IF counter values and user programmable values.

Control Bit	Register Location	Description	Fund	ction				
			0	1				
SPI_DEF	R0[23]	Serial Port Interface	Default Counter	Default Counter				
		Default Register	Values OFF.	Values ON.				
		Selection	Program Registers	Program Registers				
			R0 through R6 R0 through R2					

2.0 Programming Description (Continued)

2.3 R1 REGISTER

The R1 register contains the FREQ_OFF, RF_EN and OB_CRL control words. The register address bits are R1[1:0] = 01. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg	Aeg 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2														1	0								
	MSB SHIFT REGISTER BIT LOCATION															LSB								
	DATA[21:0]														ADDI [1 FIE	RESS :0] ELD								
R1	0	1	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0	1	OB_([1:	CRL 0]	RF_ EN	FREQ_ OFF	0	1

2.3.1 FREQ_OFF - RF Synthesizer System Frequency Offset (R1[2])

The FREQ_OFF bit is used to offset the RF frequency by +5 kHz.

Control B	it	Register Location	Description	Fund	ction
				0	1
FREQ_OF	F	R1[2]	RF Synthesizer	RF Synthesizer	RF Synthesizer
			System Frequency	System Frequency	System Frequency
			Offset	Offset Disabled	Offset Enabled

2.3.2 RF_EN - RF Synthesizer System Enable (R1[3])

The RF_EN bit is used to switch the RF synthesizer system (PLL and VCO) between a powered up and powered down mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
RF_EN	R1[3]	RF Synthesizer	RF Synthesizer	RF Synthesizer
		System Enable	System Powered	System Active
			Down	

2.3.3 OB_CRL[1:0] - RF VCO Output Buffer Power Control (R1[5:4])

The OB_CRL word is used to set the RF VCO output buffer power level. The power level can be set according to the system requirements.

OB_C	RL[1:0]	RF VCO Output Buffer Power Level (dBm)
0	0	-4.5
0	1	-2.0
1	0	0.5
1	1	3.0

2.4 R2 REGISTER

The R2 register contains the IF_EN, IF_CUR, IF_FREQ, OSC_FREQ, and VCO_CUR control words. The register address bits are R2[1:0] = 10. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION																LSB							
	DATA[21:0] FIELD															ADDF [1: FIE	RESS :0] :LD							
R2	2 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														1	0								

2.4.1 IF_EN - IF Synthesizer Enable (R2[2])

The IF_EN bit is used to switch the IF synthesizer between a powered up and powered down mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
IF_EN	R2[2]	IF Synthesizer	IF Synthesizer	IF Synthesizer Active
		Enable	Powered Down	

2.4.2 IF_CUR[1:0] - IF Synthesizer Charge Pump Current Gain (R2[4:3])

The IF_CUR control word is used to set the IF synthesizer's charge pump current gain. Four gain levels are available.

		IF Synthesizer
IF_CU	JR[1:0]	Charge Pump Current Gain
		(μΑ)
0	0	100
0	1	200
1	0	300
1	1	800

2.4.3 IF_FREQ[1:0] - IF Synthesizer Fixed Frequency Selection (R2[6:5])

The IF_FREQ control word is used to set the default fixed IF frequency applicable to the specific CDMA system. For LMX2542, the default fixed IF frequency is 367.20 MHz.

IF_FRI	Fixed IF Frequency (MHz)	
0	0	170.76
0	1	367.20
1	0	440.76

2.4.4 OSC_FREQ - Reference Oscillator Frequency Select (R2[7])

The OSC_FREQ bit is used to select the appropriate reference oscillator frequency.

Γ	Control Bit	Register Location	Description	Fun	ction				
				0	1				
Γ	OSC_FREQ	R2[7]	Reference Oscillator	19.20 MHz 19.68 MHz					
			Select	Reference Oscillator Reference Oscil					
				Selected Selected					

2.4.5 VCO_CUR[1:0] - RF VCO Dynamic Current (R2[9:8])

The VCO_CUR control word is used to set the dynamic current for the RF VCO. A maximum dynamic current is recommended, and is achieved when VCO_CUR[1:0] word = 11.

VCO_C	CUR[1:0]	RF VCO Current Magnitude
0	0	Minimum
•	•	•
•	•	•
1	1	Maximum

2.5 R3 REGISTER

The R3 register is used for internal testing of the device and is not intended for customer use. The register address bits are R3[2:0] = 011. Register R3 is active only when the SPI_DEF bit in Register R0 is set to 0.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION														LSB									
	DATA[20:0] FIELD														A	DDRES [2:0] FIELD	SS							
R3	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	1	0	0	1	1

2.6 R4 REGISTER

The R4 register contains the IF_B and IF_A control words. The register address bits are R4[3:0] = 0111. Register R4 is active only when the SPI_DEF bit in Register R0 is set to 0. Register R4 should only be used to set the IF N counter if the default value is not desired. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION																							
	DATA[19:0]																ADDF [3 FIE	RESS :0] :LD						
R4	14 0 0 0 0 0 IF_A IF_B [3:0] [3:0] [3:0] [3:0] [3:0] [3:0] [3:0]													0	1	1	1							

2.6.1 IF_B[8:0] - IF Synthesizer Programmable Binary Counter (B Counter) (R4[12:4])

The IF_B control word is used to setup the IF synthesizer's B counter. The B counter is a 9-bit programmable binary counter used in the programmable feedback divider. The IF_B control word can be programmed to values ranging from 1 to 511. Divide ratios less than 1 are prohibited.

Divide Ratio				IF	F_B[8:0)]			
	8	7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0	0	1
2	0	0	0	0	0	0	0	1	0
•	•	•	•	•	•	•	•	•	•
511	1	1	1	1	1	1	1	1	1

2.6.2 IF_A[3:0] - IF Synthesizer Swallow Counter (A Counter) (R4[16:13])

The IF_A control word is used to setup the IF synthesizer's A counter. The A counter is a 4-bit swallow counter used in the programmable feedback divider. The IF_A control word can be programmed to values ranging from 0 to 15.

Divide Ratio	IF_A[3:0]													
	3	2	1	0										
0	0	0	0	0										
1	0	0	0	1										
•	•	•	•	•										
15	1	1	1	1										

2.7 R5 REGISTER

The R5 register contains the IF_R control word. The register address bits are R5[4:0] = 01111. Register R5 is active only when the SPI_DEF bit in Register R0 is set to 0. Register R5 should only be used to set the IF R counter if the default value is not desired. The detailed description and programming information for this control word is discussed in the following section.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION													LSB										
	DATA[18:0] FIELD														ADDRESS [4:0] FIELD									
R5	0	0	0	0	0	0	0	0	0	0	IF_R [8:0]								0	1	1	1	1	

2.7.1 IF_R[8:0] - IF Synthesizer Programmable Reference Divider (R5[13:5])

The IF_R control word is used to setup the IF synthesizer's reference divider. The IF_R control word can be programmed to values ranging from 2 to 511. Divide ratios less than 2 are prohibited.

Divide Ratio	IF_R[8:0]														
	8	7	6	5	4	3	2	1	0						
2	0	0	0	0	0	0	0	1	0						
3	0	0	0	0	0	0	0	1	1						
•	•	•	•	•	•	•	•	•	•						
511	1	1	1	1	1	1	1	1	1						

2.8 R6 REGISTER

The R6 register is used for internal testing of the device and is not intended for customer use. The register address bits are R6[5:0] = 011111. Register R6 is active only when the SPI_DEF bit in Register R0 is set to 0.

Reg	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSB SHIFT REGISTER BIT LOCATION																LSB							
	DATA[17:0] FIELD																ADDF [5: FIE	RESS :0] :LD						
R6	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1



BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jon.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.